HyperTransport (HT), formerly known as Lightning Data Transport, is a technology for interconnection of computer processors. It is a bidirectional serial/parallel...
21 KB (2,346 words) - 22:28, 20 July 2024
The HyperTransport Consortium is an industry consortium responsible for specifying and promoting the computer bus technology called HyperTransport. The...
2 KB (141 words) - 19:12, 23 February 2024
dual-channel architecture, doubling peak memory bandwidth, and the HyperTransport bus was increased in speed from 800 MHz to 1000 MHz. Socket 939 also...
52 KB (5,382 words) - 02:31, 4 August 2024
CPUs communicate using the Direct Connect Architecture over high-speed HyperTransport links. Each CPU can access the main memory of another processor, transparent...
43 KB (4,916 words) - 10:56, 5 July 2024
Athlon 64, including an integrated (on-die) memory controller, the HyperTransport link, and AMD's "NX bit" feature. In the second half of 2005, AMD added...
17 KB (1,362 words) - 02:40, 25 February 2024
the coauthor of the specifications for the x86-64 instruction set and HyperTransport interconnect. From 2012 to 2015 he returned to AMD to work on the AMD...
15 KB (1,131 words) - 05:14, 10 June 2024
64-bit single channel on-die DDR-400 memory controller, and an 800 MHz HyperTransport bus. Battery saving features, like PowerNow!, are central to the marketing...
20 KB (2,271 words) - 16:04, 28 July 2024
allowing for modification of the CPU speed without changing the FSB or HyperTransport. On a non-black edition CPU, the multiplier is allowed to only be lowered...
23 KB (2,514 words) - 02:40, 25 February 2024
Motherboards: One HyperTransport 3.x link between CPU with 2.2 GHz, two HT 2.x links with 1 GHz for I/O operations Socket Fr6 Three Hypertransport 3.x links with...
3 KB (362 words) - 13:02, 23 March 2024
2011. Allan McNaughton (September 29, 2003). "AMD HyperTransport Bus: Transport Your Application to Hyper Performance". AMD. Archived from the original on...
19 KB (1,778 words) - 16:25, 27 April 2024